We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 32d0c45 commit 3408d55Copy full SHA for 3408d55
README.md
@@ -67,6 +67,7 @@ Contact us at [email protected] to arrange a free evaluation license.
67
68
### Simulation/Testing
69
* [GTK Wave](https://github.com/gtkwave/gtkwave) fully featured GTK+ based wave viewer
70
+ * [Surfer](https://gitlab.com/surfer-project/surfer) A waveform viewer with a focus on a snappy usable interface, and extensibility.
71
* [verilator](https://github.com/verilator/verilator) Verilog/SystemVerilog simulator
72
* [iverilog](https://github.com/steveicarus/iverilog) Verilog compilation system
73
* [cocotb](https://github.com/cocotb/cocotb) coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
0 commit comments