Skip to content

assist: gen_domain_dts: Add support for PS + PL MB-v zephyr dt genera…#717

Merged
zeddii merged 1 commit intodevicetree-org:masterfrom
dbingi-amd:zephyr-lopper-fix
Mar 17, 2026
Merged

assist: gen_domain_dts: Add support for PS + PL MB-v zephyr dt genera…#717
zeddii merged 1 commit intodevicetree-org:masterfrom
dbingi-amd:zephyr-lopper-fix

Conversation

@dbingi-amd
Copy link
Contributor

…tion

  • Fix interrupt controller label mismatch (cpu0_intc vs cpu_intc)
  • Auto-detect and switch to accessible console UART
  • Preserve PS serial ports when pruning PS nodes for PL domain
  • Fix memory selection format for Zephyr
  • Read UART baud rate from hardware instead of hardcoding

@dbingi-amd
Copy link
Contributor Author

Hi @kedareswararao ,

Please review this

@Harini-T
Copy link

I have a followup PR : #720

if uart_node.propval('reg') == ['']:
return

reg_value = uart_node.propval('reg', list)
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Uart node reg value on PS is typicall like eg = <0 0xf1920000 0 0x1000>; this which means you are reading 0 right?

Copy link
Contributor Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

You’re right – with reg = <0 0xf1920000 0 0x1000> I’m effectively reading 0 and that’s only valid for 32‑bit buses. The reason it still works is that the actual accessibility decision mostly relies on the uart_phandle check; the raw reg[0] comparison is only correct when #address-cells = <1>.

Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

logic should be generic based on the parent address-cells and size-cells here we should be getting the baseaddress.

Copy link
Contributor Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Updated the logic as suggested

…tion

- Fix interrupt controller label mismatch (cpu0_intc vs cpu_intc)
- Auto-detect and switch to accessible console UART
- Preserve PS serial ports when pruning PS nodes for PL domain
- Fix memory selection format for Zephyr
- Read UART baud rate from hardware instead of hardcoding

Signed-off-by: Appana Durga Kedareswara rao <appana.durga.kedareswara.rao@amd.com>
Signed-off-by: Bingi Dinesh kumar <dineshkumar.bingi@amd.com>
@kedareswararao
Copy link
Contributor

@zeddii : Changes looks fine to me when you have sometime take a look into it if it looks fine please merge

@zeddii zeddii merged commit 9f4a997 into devicetree-org:master Mar 17, 2026
1 check passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

4 participants