JTAG Code runs in 2 clock domains - default and inverted clock, due to requirement by jtag to run certain operations at falling edge of clock.
DM_Interface : Debug Module
Tb : Testbench to drive inputs to debug module and connect it with cpu
neelgala/JTAG
Releases
No releases published
Languages
- Verilog 43.9%
- C++ 38.7%
- Bluespec 13.3%
- C 2.7%
- Makefile 1.2%
- Shell 0.2%