Skip to content

Add CSEL instruction#28

Draft
febyeji wants to merge 1 commit intofeature/cmpfrom
feature/csel
Draft

Add CSEL instruction#28
febyeji wants to merge 1 commit intofeature/cmpfrom
feature/csel

Conversation

@febyeji
Copy link
Collaborator

@febyeji febyeji commented Feb 13, 2026

No description provided.

@tperami
Copy link
Collaborator

tperami commented Feb 13, 2026

The semantics of CSEL require intra-instruction parallelism which we don't have at the moment so we can write this instruction yet, or run tests that contain it

CSEL selects between two registers based on condition flags.
Supports all ARM condition codes (EQ, NE, CS, CC, MI, PL, VS, VC,
HI, LS, GE, LT, GT, LE, AL).

Encoding: sf 0 0 11010100 Rm cond 0 0 Rn Rd
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants