Skip to content

Pull requests: intel/intel-xpu-backend-for-triton

New pull request New
27 Open 3,426 Closed
27 Open 3,426 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

Merge OpenAI Triton commit 40dd0c4
#5466 opened Nov 13, 2025 by whitneywhtsang • Draft
@whitneywhtsang
Pass volatile and nonTemporal flag when lowering tt.load instruction
#5465 opened Nov 12, 2025 by etiotto Loading…
@etiotto
1
[PROTON][PTI] Avoid using L0 system headers if using a custom L0 build version
#5462 opened Nov 12, 2025 by anmyachev Loading…
1
1
Use pinned re-actors/alls-green to ensure job status
#5456 opened Nov 11, 2025 by kwasd Loading…
1
1
Enable triton.testing.get_dram_gbps for XPU
#5455 opened Nov 11, 2025 by anmyachev Loading…
3
Disable cache in test_line_info.py::test_line_info_ir_source
#5446 opened Nov 7, 2025 by slawblauciak Loading…
1
1
capture-hw-details.sh: get igc64.dll version from the currenlty loaded graphics driver
#5439 opened Nov 6, 2025 by kwasd Loading…
1
4
Update PyTorch and torch-xpu-ops pins
#5413 opened Oct 30, 2025 by anmyachev • Draft
Fix test_subprocess.py/test_print by installing and using dev PTI
#5406 opened Oct 29, 2025 by anmyachev • Draft
1
[benchmarks][vllm] Paged attention benchmark
#5348 opened Oct 20, 2025 by Egor-Krivov Loading…
1
[NFI]: XPUBackend refactoring to facilitate arch-specific implementations
#5329 opened Oct 16, 2025 by AndreyPavlenko Loading…
14
[DO NOT MERGE][CI] check 2dblock asserts
#5326 opened Oct 16, 2025 by januszjah • Draft
Add one autotuning config to the flex attention benchmark
#5303 opened Oct 14, 2025 by admitric Loading…
7
[RemoveLayoutConversions]: Failure to compile loop yielding result consumed by reduce operation
#5262 opened Oct 6, 2025 by etiotto • Draft
@etiotto
Enable triton kernels matmul tests
#5128 opened Sep 17, 2025 by wdziurdz Loading…
1
@wdziurdz
8
WIP: Generate FMA loop
#5097 opened Sep 12, 2025 by etiotto • Draft
@etiotto
7
[LoadStoreOpToLLVM] Transpose 2d load.
#4870 opened Aug 11, 2025 by chengjunlu Loading…
1
17
[Draft] Support the globaltimer and smid on Intel Arch
#4816 opened Jul 31, 2025 by chengjunlu • Draft
4
[DRAFT] Subgroup 2D Block IO lowering example for AxB GEMM
#4608 opened Jul 2, 2025 by alexbaden • Draft
Store transpose attribute in Subgroup2DBlockIO layouts
#4549 opened Jun 20, 2025 by alexbaden • Draft
1
[BACKEND] Enhance the remove layout implementation to reduce the duplicated values with different layout in scf.for.
#4527 opened Jun 18, 2025 by chengjunlu Loading…
2
@etiotto @chengjunlu
18
Use the Subgroup 2D Block Encoding in LoadStoreOpToLLVM
#4500 opened Jun 13, 2025 by alexbaden • Draft
1
1
Clean up Intel specific code in the common TritonGPU dialect source file. upstream: triton
#4469 opened Jun 10, 2025 by chengjunlu • Draft
1
@chengjunlu
5
Convert block ptr type layouts to Subgroup2DBlockEncoding layouts
#4463 opened Jun 9, 2025 by alexbaden • Draft
1
68
Use inline VISA to optimize horizontal batched subgroup reduce
#4171 opened May 12, 2025 by chengjunlu • Draft
1
10
ProTip! Type g p on any issue or pull request to go back to the pull request listing page.